


PCI-Express Bus-Level Timing Board

The PCI-Express Bus-Level Timing Board provides precision time with zero latency to the host computer through a PCI Express X1,X2,X4,X8,X16 or X32 slot.



Features

- Single-slot 32 bit PCI Express module
- IRIG A, B, NASA 36, 1 PPS sync inputs
- GPS sync option (maintains single-slot)
- HaveQuick sync input option
- Propagation delay correction

Key Benefits

An on-board microprocessor automatically synchronizes the clock to reference signal inputs. The reference signal inputs can be 1PPS, IRIG or NASA time codes and optionally, GPS or HaveQuick. The clock can free run and be set by commands from the host over the PCI Express bus.

The on-board clock accepts an IRIG A, B, or NASA 36 input and accepts user input reference input signal delay information. An IRIG B code generator is available.

The advanced microprocessor on the PCI-Express module constantly measures the time error between the on-board clock and the reference input code and adjusts the error measurement for propagation delay. In units with a disciplined TCXO or OCXO the residual error is used in an adaptive gain loop to adjust the frequency of the oscillator for minimum error. If the incoming time code is missing, or corrupted by noise, the on-board clock is updated using the disciplined oscillator. When the input code is again useable the correction loop is smoothly closed.

58 bits of BCD time data are available to the host computer using two zero latency time reads. The time message contains units of microseconds through units of years. A status word is available using an additional read.

The exact time-of-occurrence of random external events may be captured by using the Event Time input. When the event input is sensed the current time is saved in a buffer for later interrogation by the host. The resolution of the time tag is 100 nanoseconds.

- · Zero latency time reads
- Match Time output
- IRIG-B time code output (option)
- External Event time tags
- Three user programmable rates

Internal or external processes may be automatically initiated or terminated by using the Match Time feature. This feature asserts an output when the clock's time matches that of the user input start time. The output is terminated under user control or when the pre-programmed stop time is encountered. The resolution of the Match Time comparison is one microsecond.

Three user programmable pulse rates are provided. Two pulse rates, Clock Low and Clock High, are available on the multi-pin connector. The third rate generator provides heartbeat timing to the host. The divider for each of the three rate generators is programmable by the host over the range 2–65,535. The inputs to the rate generators are 3 MHz or 100 Hz for the heartbeat, 3 MHz for Clock High and 100 Hz for Clock Low.

The GPS synchronization option adds worldwide time transfer capability that can be traced to the .S. Government standard UTC-USNO. Very precise synchronization, automatic leap year and leap second correction, and accurate position information are additional benefits provided by the GPS option.

Software packages for Windows, VxWorks and Linux are available. C language samples are supplied with the PCIExpress.

In addition to the comprehensive set of standard capabilities of the PCI-Express, we offer a wide range of options that may be specified. These options allow the user to customize the PCI-Express to fit almost any application. Time & Frequency Solutions

PCI-Express Specifications

General Input Specifications

Input Codes Input Amplitude Input Impedance Ratio Frequency Error Code Sync Accuracy 1PPS Input 1PPS Sync Accuracy External Event Resolution Min. event spacing IRIG A & B, NASA 36 (1kHz Carrier) .25 to 10 Vpp >10k Ohms 2:1 to 6:1 100 PPM maximum One microsecond TTL, positive edge One microsecond TTL, positive or negative edge 100 nanoseconds-units of year None

General Output Specifications

IRIG B DC Shift Match Pulse Resolution Clock Low Rate Clock Divisor Clock Input Default output Clock High Rate Clock Divisor Clock Input Default output Heartbeat Rate

Clock Divisor Clock Input Default output BCD Time

Status word Status LED Interrupts

Flags

Connectors

TTL (Option) TTL level toggles at Match time Microsecond TTL, negative going pulse 2-65,535 100 PPS 1 PPS TTL, negative going pulse 2-65,535 3 MPPS 76.923k PPS Interrupt, flag and TTL, negative going pulse 2-65,535 100 PPS or 3 MPPS 1k PPS Microseconds-unit year on demand, zero latency 58 bits in two 32 bit words 8 bits Flashes coded patterns External Event, RAM FIFO, Heartbeat, Match Time Dual Port RAM data ready, FIFO data ready, In sync, Heartbeat,

Match Time, External Event BNC, high density DB-26

MTBF

155,000 Hours Per MIL 217 F, Notice 2, at 25°C

Mechanical & Environmental

Size	107mm X 175mm
	(PCI Express Half Length)
Туре	Single-slot X1 PCI-Express
Power	
+12 Vdc	±5%, 300 mA typ 750mA max
+3.3 Vdc	±10%, 100 mA typ, 150mA max
Operating Temperature	0°C to +70°C
Storage Temperature	-40°C to +85°C
Humidity	To 95% without condensation

Options

GPS Sync Input Sync Accuracy Position Accuracy Tracking Antenna Antenna Options Hi-gain Fiber Optic Kit

Differential GPS Inputs IRIG B Modulated Output Input Code Isolation Input Codes

Output codes Eight External Event Inputs Have Quick Input Have Quick Output Binary Time Words Oscillator Upgrades

1 PPS 10 Vdc input STANAG 4430 STANAG 4430 IRIG B D.C. shift time code Software packages C/A code 100 nanoseconds 25 meters SEP Eight parallel channels L1 magnetic mount, 25' cable

L1, mast mount, 100' cable Fiber optic transmitter-receiver pair for long antenna cable runs Per RTCM 104 2.5 Vpp into 600 Ohms Transformer coupling IRIG G, XR3, 2137, IRIG E, 109-60 IRIG A, NASA 36, IRIG G TTL positive or negative edge Per ICD-GPS-060 Per ICD-GPS-060 **Replaces BCD** Disciplined TCXO, 1 PPM Disciplined OCXO, .01 PPM Sync input, +10 Vdc, 50 ohms Time code sync input Time code output TTL Windows, Linux, VX Works